



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/731,839	12/09/2003	Tatsushi Inagaki	JP920030039US1	4418
25259	7590	04/12/2007	EXAMINER	
IBM CORPORATION			NGUYEN, PHILLIP H	
3039 CORNWALLIS RD.				
DEPT. T81 / B503, PO BOX 12195			ART UNIT	PAPER NUMBER
REASEARCH TRIANGLE PARK, NC 27709			2191	
SHORTENED STATUTORY PERIOD OF RESPONSE		NOTIFICATION DATE		DELIVERY MODE
3 MONTHS		04/12/2007		ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Notice of this Office communication was sent electronically on the above-indicated "Notification Date" and has a shortened statutory period for reply of 3 MONTHS from 04/12/2007.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

RSWIPLAW@us.ibm.com

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/731,839	INAGAKI ET AL.
	Examiner Phillip H. Nguyen	Art Unit 2191

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 02 February 2007.  
 2a) This action is **FINAL**.                            2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-11 is/are pending in the application.  
 4a) Of the above claim(s) 10 and 11 is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-9 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on 02 February 2007 is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) <input type="checkbox"/> Notice of Informal Patent Application
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>20040407</u> .	6) <input type="checkbox"/> Other: _____

**DETAILED ACTION**

1. This action is in response to the amendment filed on February 2, 2007.
2. Per Applicant's request, claims 10 and 11 have been cancelled. Claims 1, 7-9 have been amended.
3. Claims 1-9 remain pending.

***Drawings***

4. The amendment filed on February 2, 2007 overcomes the objection to Figure 1, item 105, 110, and 120 and Figures 3-5 and 7 of previous action. Therefore, the objection is withdrawn.

***Specification***

5. The amendment filed on February 2, 2007 overcomes the objection to the abstract for exceeding the limitation of 150 words of previous action. Therefore, the objection is withdrawn.

***Claim Rejections - 35 USC § 101***

6. The amendment filed on February 2, 2007 overcomes the 35 USC § 101 rejection to claims 7-9 of previous action. Therefore, the rejection is withdrawn.

***Response to Amendment***

7. The amendment filed February 2, 2007 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: The amended claims 1 and 7 add a newly limitation "in a single phase" in the preamble, which is new matter. There is no support or written description in the specification for this newly added material.

Applicant is required to cancel the new matter in the reply to this Office Action.

***Response to Arguments***

8. Applicant's arguments filed February 2, 2007 have been fully considered but they are not persuasive.

Applicant asserts on page 1-2 of the amendment that Govindarajan teaches a three-phase approach (the lineage fusion phase, the lineage graph coloring phase, and the lineage scheduling phase), whereas Applicant teaches a one-phase approach (the instruction scheduling phase with rescheduling) to control the minimum number of registers. Applicant further asserts that Govindarajan does not perform any rescheduling during the lineage scheduling phase. However, the newly added limitation ("one-phase") introduces new matter into the disclosure. There is no support or written description in the specification for this newly added material.

Examiner respectfully disagrees with all of the allegations as argued. Examiner in his previous action pointed out locations in the cited prior art that matched the claimed limitations.

Applicant asserts on page 1 of the amendment that the invention is performed in a single or one-phase (the instruction scheduling phase with rescheduling). However, Examiner notices that there is at least two phases "scheduling" and "rescheduling". Applicant is also using graph-coloring phase for supporting his technique (Fig. 7) and (paragraph 48-51). It is reasonable to interpret the applicant's invention as multiple phases.

Applicant asserts on page 2 of the amendment that Govindarajan does not perform any rescheduling during the lineage scheduling phase. However, Examiner could not find rescheduling either in the specification or the claims. If rescheduling is changing the state of the instruction as recited in claim 1 then Govindarajan teaches that (see at least Figure 2(b), instruction e is undetermined order instruction and there is an order constraint goes from instruction e to instruction b).

Examiner is entitled to give claim limitations their broadest reasonable interpretation in light of the specification. See MPEP 2111 [R-1] Interpretation of Claims-Broadest Reasonable Interpretation. During patent examination, the pending claims must be 'given the broadest reasonable interpretation consistent with the specification.'

Applicant always has the opportunity to amend the claims during the prosecution and broad interpretation by the examiner reduces the possibility that the claim, once

issued, will be interpreted more broadly than is justified. In re Prater, 162 USPQ 541, 550-51 (CCPA 1969).

***Specification***

9. The amendment filed February 2, 2007 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: The amended claims 1 and 7 add a newly limitation "in a single phase" in the preamble, which is new matter. There is no support or written description in the specification for this newly added material.

Applicant is required to cancel the new matter in the reply to this Office Action.

***Claim Rejections - 35 USC § 112***

10. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

11. Claims 1 and 7 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The amended claims 1 and 7 add a newly

limitation "in a single phase" in the preamble, which is new matter. There is no support or written description in the specification for this newly added material. It is unclear to Examiner as to whether "a single phase" is referred to a scheduling phase or a combination of phases (scheduling phase, determining minimum number of registers phase, and changing the state of instructions phase) into a single phase. For examining purposes, Examiner interprets it as a multiple phases. Claims 2-6 and 8-9 depend on claims 1 and 7 respectively, and therefore, suffer the same deficiency of claims 1 and 7.

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-9 are rejected under 35 U.S.C. 102(b) as being anticipated by R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao, "Minimum Register Instruction Sequence Problem: Revisiting Optimal Code Generation for DAGs", April 2001.

As per claim 1:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose a compiler that optimizes a program to be compiled by changing the execution order of instructions in the program, the compiler comprises:

Art Unit: 2191

- an order constraint information obtaining unit that obtains order constraint information indicating order constraints defined among a plurality of instructions in the program ("a data dependence graph" see page 2, Col 1, paragraph 8, under "Motivating Example"), the order constraints defining the order in which the instructions should be executed;
- an order determination unit that sequentially determines the execution order for each of the plurality of instructions based on the order constraint information (see page 2, Figure 1(c), under "Motivating Example");
- an unit for analyzing the number of registers that analyzes the number of required registers, which is the number of registers that will be required when the instructions are executed ("minimum register requirement is three", see page 2, Col 2, paragraph 1, under "Motivating Example");
- an instruction detection unit that detects a combination of two instructions ("instructions b and e", see page 3, under "Overview of Our Approach", Figure 2(b)), in which one instruction is a determined order instruction ("The definition of the lineage  $L1=\{a, b, f, h\}$  has been created. Therefore, b is determined order instruction" see page 3, under "Overview of Our Approach") for which the execution order has been determined by the order determination unit the other instruction is an undetermined order instruction ("the definition of the lineage  $L1 = \{a, b, f, h\}$  does not include e, and therefore e is undetermined order instruction", see page 3, under "Overview of Our Approach", Figure 2(a)) for which the execution order has not been determined by the order determination unit and the

order constraint information does not include a constraint that the one instruction should be executed before the other instruction ("there is no constraint order between instructions b and e", see page 3, Figure 1(a), under "Overview of Our Approach"); and

- an order determination reprocessing unit that, when the number of required registers exceeds a predetermined number ("in according to the Figure 2(b), the number of required registers allocate for storing the results of instructions a, c, d, and e as one, two, three, and four, respectively. Therefore, three is a predetermined number of registers has been exceeded", see page 3, Figure 1(b), under "Overview of Our Approach"), changes the state of the one instruction into the state in which the execution order has not been determined ("instruction e is undetermined order instruction") and causes the executed next to the other instruction ("There is an order constraint goes from instruction e to instruction b", see page 3, Figure 2(b), under "Overview of Our Approach").

As per claim 2:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose the compiler as in claim 1 above, and further disclose:

- the instruction detection unit detects an instruction that releases a register as the other instruction ("in according to Figure 2(b), instruction g performs processing using the results of the instruction e and stores the processing result in the register that has been storing the result of e. Therefore, it releases a register,

see page 3, Figure 2(b), under "Overview of Our Approach"), and an instruction that requires a new register allocated to it as the one instruction ("in according to Figure 2(b), instruction a requires a new register allocated to it for storing the result", see page 3, Figure 2(b), under "Overview of Our Approach").

As per claim 3:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose the compiler as in claim 1 above, and further disclose:

- the instruction detection unit detects an instruction that releases a register as the other instruction ("in according to Figure 2(b), instruction g releases register, see page 3, Figure 2(b), under "Overview of Our Approach"), and an instruction to be executed before a determined order instruction that requires a new register allocated to it as the on instruction ("the definition of lineage  $L1=\{a, b, f, h\}$ , does not include instruction e, and therefore, instruction e is undetermined order instruction. In according to Figure 2(b), there is a order constraint goes from instruction e to instruction b, and therefore, e is executed before to b" see page 3, under "Overview of Our Approach", Figure 2(b), and "instruction e is required a new register allocated to it for storing its result"), and changes the state of all instructions to be executed after the determined order instruction in the order constraint information into the state in which the execution order has not been determined ("the execution order for instruction e has not been determined" see page 3, Figure 2(b), under "Overview of Our Approach").

As per claim 4:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose the compiler as in claim 1 above, and further disclose:

- a plurality of combinations of the one instructions and the other instruction are detected by the instruction detection unit ("L1=(a, b, f, h), L2=(c, f), L3=(e, g, h), L4=(d, g)", see page 3, Figure 2(c), under "Overview of Our Approach"), the order determination reprocessing unit selects from the plurality of combinations a combination that minimizes the sum of the depth of order constraint from a start point of the program to the other instruction and the depth of order constraint from the one instruction to an end point of the program ("we choose a descendent node with the smallest height (depth)", see page 4, paragraph 1), the order determination reprocessing unit causes the order determination unit to determine the execution order using the other instruction and the one instruction included in the selected combination ("L4={d, g}, in this case, d is one instruction and g is other instruction", see page 3, Figure 2(c), under "Overview of Our Approach").

As per claim 5:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose the compiler as in claim 1 above, and further disclose:

- when the number of required registers exceeds the predetermined number ("in according to the Figure 2(b), the number of required registers allocate for storing

the results of instructions a, c, d, and e as one, two, three, and four, respectively. Therefore, three is a predetermined number of registers has been exceeded", see page 3, Figure 2(b), under "Overview of Our Approach"), the order determination reprocessing unit adds an order constraint that the determined order instruction should be executed next to the undetermined order instruction to the order constraint information ("There is an order constraint goes from instruction e, which is undetermined order instruction, to instruction b, which is determined order instruction." see page 3, Figure 2(b), under "Overview of Our Approach"), and thereby causes the order determination unit to determine the execution order so that the determined order instruction is executed next to the undetermined order instruction ("In according to Figure 2(b), instruction e is executed next to instruction b", see page 2, Figure 2(b), under "Overview of Our Approach").

As per claim 6:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose the compiler as in claim 5 above, and further disclose:

- the order constraint information obtaining unit obtains, as the order constraint information ("a data dependence graph with instruction sequences" see page 2, under "Motivating Example"), an order constraint graph that represents each instruction in the program as a node and order constraint under which a plurality of instructions should be executed as directed edges ("DDG graph" see page 2,

Figure 1(a), under "Motivating Example"), the order determination unit determines the execution order based on the order constraint graph so that an instruction represented by a start node of a directed edge is executed before an instruction represented by an end node of the directed edge ("two possible instruction sequences for DDG graph", see page 2, Figure 1(b-c), under "Motivating Example"), the instruction detection unit detects that the order constraint information does not include an order constraint that the one instruction should be executed before the other instruction by detecting a combination of two instructions in which a node representing the one instruction cannot reach a node representing the other instruction on the order constraint graph ("In according to Figure 2(a), node e cannot reach node b on the order constraint graph", see page 3, Figure 2(a), under "Overview of Our Approach"), and the order determination reprocessing unit adds an order constraint that the other instruction should be executed next to the one instructions to the order constraint information by generating a directed edge from the node representing the undetermined order instruction to the node representing the other instruction ("In according to Figure 2(b), after the definition of lineage L1={a, b, f, h} has been created, there is an order constraint goes from node e to node b" see page 3, Figure 2(b), under "Overview of Our Approach").

As per claim 7:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose a compiler program for causing a computer to function as a compiler that optimizes a program to be compiled by changing the execution order of instructions in the program, wherein the compiler program causes the computer to function as:

- an order constraint information obtaining unit that obtains order constraint information indicating order constraints defined among a plurality of instructions in the program (see page 2, Figure 1, under "Motivating Example"), the order constraints defining the order in which the instructions should be executed;
- an order determination unit that sequentially determines the execution order for each of the plurality of instructions based on the order constraint information (see page 2, Figure 1(c), under "Motivating Example");
- an unit for analyzing the number of registers that analyzes the number of required registers, which is the number of registers that will be required when the instructions are executed ("minimum register requirement is three", see page 2, Col 2, paragraph 1, under "Motivating Example");
- an instruction detection unit that detects a combination of two instructions ("instructions b and e", see page 3, Figure 2(b), under "Overview of Our Approach"), in which one instruction is a determined order instruction ("The definition of the lineage  $L1=\{a, b, f, h\}$  has been created. Therefore, b is determined order instruction" see page 3, under "Overview of Our Approach") for which the execution order has been determined by the order determination unit

the other instruction is an undetermined order instruction ("the definition of the lineage  $L1 = \{a, b, f, h\}$  does not include e, and therefore e is undetermined order instruction", see page 3, Figure 2(a), under "Overview of Our Approach") for which the execution order has not been determined by the order determination unit and the order constraint information does not include a constraint that the one instruction should be executed before the other instruction ("there is no constraint order between instructions b and e", see page 3, Figure 1(a), under "Overview of Our Approach"); and

- an order determination reprocessing unit that, when the number of required registers exceeds a predetermined number ("in according to the Figure 2(b), the number of required registers allocate for storing the results of instructions a, c, d, and e as one, two, three, and four, respectively. Therefore, three is a predetermined number of registers has been exceeded", see page 3, Figure 2(b), under "Overview of Our Approach"), changes the state of the one instruction into the state in which the execution order has not been determined ("instruction e is undetermined order instruction") and causes the executed next to the other instruction ("There is an order constraint goes from instruction e to instruction b", see page 3, Figure 2(b), under "Overview of Our Approach").

As per claim 8:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose the compiler program as in claim 7 above, and further disclose:

- the instruction detection unit detects an instruction that releases a register as the other instruction ("in according to Figure 2(b), instruction g performs processing using the results of the instruction e and stores the processing result in the register that has been storing the result of e. Therefore, it releases a register, see page 3, under "Overview of Our Approach", Figure 2(b)), and an instruction that requires a new register allocated to it as the one instruction ("in according to Figure 2(b), instruction a requires a new register allocated to it for storing the result", see page 3, under "Overview of Our Approach", Figure 2(b)).

As per claim 9:

R.Govindarajan, H Yang, J. N. Amaral, C Zhang, and G. R. Gao disclose the compiler program as in claim 7 above, and further disclose:

- when the number of required registers exceeds the predetermined number ("in according to the Figure 2(b), the number of required registers allocate for storing the results of instructions a, c, d, and e as one, two, three, and four, respectively. Therefore, three is a predetermined number of registers has been exceeded", see page 3, under "Overview of Our Approach", Figure 2(b)), the order determination reprocessing unit adds an order constraint that the determined order instruction should be executed next to the undetermined order instruction to the order constraint information ("There is an order constraint goes from instruction e, which is undetermined order instruction, to instruction b, which is determined order instruction." see page 3, under "Overview of Our Approach",

Figure 2(b)), and thereby causes the order determination unit to determine the execution order so that the determined order instruction is executed next to the undetermined order instruction ("In according to Figure 2(b), instruction e is executed next to instruction b", see page 2, under "Overview of Our Approach", Figure 2(b)).

### ***Conclusion***

3. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Phillip H. Nguyen whose telephone number is (571) 270-1070. The examiner can normally be reached on Monday - Thursday 10:00 AM - 3:00 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wei Y. Zhen can be reached on (571) 272-3708. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PN  
3/20/2007



WEI ZHEN  
SUPERVISORY PATENT EXAMINER